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Abstract- For the grid interconnection of distributed power 
generation sources through the inverters, problem of 
injected harmonics is an important issue. A common 
approach for the suppression of such harmonics is to use L-
filter as an interface between the grid and inverter. Correct 
information of maximum switching current ripple is an 
important parameter for the design of the inductor. This 
paper discusses a precise approach for the calculation of 
such a parameter. Calculation is carried out for both, single 
phase grid connected inverter with PWM switching 
technique and three phase grid connected inverter with 
SVM switching technique. Variation of the maximum 
switching current ripples during different switching periods 
over the fundamental period of the grid voltage is presented. 
Peak of these variations give overall maximum switching 
current ripple. This approach assures the switching current 
ripples within the considered design value and accurate 
design of the inductance filter. 
 
Keywords- Switching current ripple, grid connected inverter, 
space vector modulation, filter design. 
 
1. INTRODUCTION 
 
Active converters, at the point of common coupling to the 
grid, are used to improve the power quality of drives and 
loads. The conventional way to interface these active 
converters to the grid is through a first order low-pass 
filter known as L-filter. The equivalent line impedance 
can be considered as large enough for the harmonics 
whereas it should ideally be zero for the fundamental 
frequency component. But these kinds of filters are 
inefficient, bulky and cannot meet the harmonic 
requirements for the interconnection of loads to the grid 
[1-3]. There are multiple constraints to design higher 
order LCL-filters used in grid connected inverter 
applications. Basically the filter are used to reduce the 
high-order harmonics at grid side, but by choosing a 
wrong filter with a poor design a lower attenuation or 
even an increase of the distortion compared to the 
expected standard can happen. In fact filter resonance or 
saturation of the inductors can happen due to the current 
harmonics generated by the converter [4-8]. Hence, 
design of the filter should be correctly done considering 
many constraints, such as attenuation of switching 
harmonic, current ripple through inductors, resonance 
phenomenon, reactive power of the filter capacitors and 
total impedance of the filter. The filter regulatory 
requirements are driven by tight filtering tolerances of 
standards such as IEEE P1547.2- 2003 and IEEE 519-
1992 [2]. Selecting the current ripple is a trade-off 
between some factors such as IGBT switching and 
conduction losses, inductor size, inductor coil, and core 
losses. Selection of Smaller current ripple resulting in 
lower IGBT switching and conduction losses, but 
selection of larger inductor, resulting in larger coil and 
core losses. Typically, the current ripple is chosen as 15-
20% of the rated current [9, 10].  
 
This paper analyses the relation between the L-filter and 
the current ripple according to the PWM switching 
technique for single phase grid connected inverters and 
SVM switching technique for three phase inverters. 
Based on precise analysis, this paper proposes 
formulation to get accurate value for inductance in L-
filter configuration that satisfies given standard ripple for 
the injection of current to the grid.  
 
2. ANALYSIS OF CURRENT RIPPLE FOR FULL-
BRIDGE SINGLE PHASE INVERTER 
 
In this section the current ripple for full-bridge single 
phase (FBSP) inverter with PWM switching technique is 
analysed. Figure 1 shows a FBSP voltage source inverter 
(VSI) connected to the grid, and its equivalent circuits. 
Grid voltage 𝑣𝑠 is assumed as an ideal sinusoid. As 
shown in figure 1b the fundamental components of the 
grid and inverter voltages are assumed to be zero (by 
using superposition principle). Based on the 
superposition theory, the response of the L-filter to the 
composite input can be regarded as the summation of its 
responses to individual input components. In other words 
the fundamental component of the inverter (𝑣𝑖1) and grid 
voltages are considered as a source of fundamental 
current, while voltage harmonics (𝑣𝑖𝐻) are considered as 
a source of current ripple. Hence, the fundamental 
component of the L-filter voltage is also equal to zero.  
 
𝑣𝐿1 = ∑ 𝑣𝑘 = 𝑣𝑖1 − 𝑣𝑠 = 0                               (1) 
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Figure 1: Topology of a FBSP inverter (a), its equivalent 
circuit (b), and after imposing superposition principle (c). 
 
where 𝑣𝑖1, 𝑣𝐿1 are the fundamental components of 
inverter and inductor voltage respectively.  
 
Figure 2 shows the unipolar PWM applied to the FBSP 
inverter. There are three level (values) for the inverter 
output voltage 𝑣𝑖; (𝑉𝑑𝑐, 0) in first half cycle, and (0, 
−𝑉𝑑𝑐) in second cycle. If the frequency of switching 𝑓𝑠 be 
much higher comparing to the grid frequency 𝑓, then the 
average value of the inverter output voltage 𝑣𝑖,𝑎𝑣, during 
the switching period 𝑇𝑠 can be considered to be constant, 
and is  equal to the fundamental component of inverter 
output voltage 𝑣𝑖1. Note that in the interval (0 < 𝑡 <
𝑑1
2
𝑇𝑠) output voltage of inverter is equal to 𝑉𝑑𝑐 and so the 
voltage of inductor as shown in figure 1c is:  
 
𝑣𝐿 = (𝑣𝑓 − 𝑣𝑖1) = (𝑉𝑑𝑐 − 𝑣𝑖,𝑎𝑣)                            (2) 
𝑣𝑖,𝑎𝑣 = 𝑑1𝑉𝑑𝑐   ,        0 < 𝑡 <
𝑑1
2
𝑇𝑠 
 
Thus, the L-filter current by neglecting the fundamental 
current, has typical waveform as the upper axis in figure 
2 in any period of switching. The peak-to-peak value of 
the L-filter current 𝛥𝑖𝑝𝑝 due to the unipolar PWM 
switching in a period of 
𝑑1
2
𝑇𝑠  is:  
 
𝛥𝑖𝑝𝑝 = 2𝛥𝐼𝑚𝑎𝑥 =
(𝑉𝑑𝑐−𝑣𝑖,𝑎𝑣)
𝐿
𝑑1
2
𝑇𝑠                           (3) 
 
In the case of unipolar PWM the relationship between the 
modulation index and duty ratio is 𝑑1 = 𝑚 , while for 
bipolar PWM is 𝑑1 =
1
2
+
𝑚
2
 (where 𝑚 = 𝑀𝑎 sin(ωt)). 
Moreover, when the conditions described above are 
applied to FBSP inverter, during the interval of (0 <
𝜔𝑡 < 𝜋) equations (4) to (6) can be deduced.  
 
𝑣𝑖,𝑎𝑣(ωt) = 𝑑1(ωt)𝑉𝑑𝑐                                           (4) 
𝑣𝑖,𝑎𝑣(ωt) = 𝑀𝑎𝑉𝑑𝑐 sin(ωt)                                    (5) 
𝑑1(ωt) = 𝑀𝑎 sin(ωt)                                             (6) 
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Figure 2: Current and voltage waveforms of a FBSP 
inverter. 
 
From equations (4) to (6), 𝛥𝑖𝑝𝑝 during the interval (0 <
𝜔𝑡 < 𝜋) can be computed by equation (7).  
 
𝛥𝑖𝑝𝑝(ωt) =
𝑉𝑑𝑐𝑇𝑠
2𝐿
(1 − 𝑀𝑎 sin(ωt))𝑀𝑎 sin(ωt)     (7) 
 
Figure 3 shows the value distribution of 𝛥𝑖𝑝𝑝 of grid 
connected FBSP inverter during the interval (0 < 𝜔𝑡 <
𝜋) for different values of modulation index 𝑀𝑎. Using 
equation (7), 𝛥𝑖𝑝𝑝(𝜃) has maximum or minimum 
magnitude when its angle 𝜃 is; 𝑠𝑖𝑛−1(1 2𝑀𝑎⁄ ), 𝜋/2, and 
𝜋 − 𝑠𝑖𝑛−1(1 2𝑀𝑎⁄ ). These maximum or minimum values 
are obtained by 𝑑(𝛥𝑖𝑝𝑝) 𝑑𝜃⁄ = 0 (where 𝜃 = 𝜔𝑡). In fact 
value of 𝛥𝑖𝑝𝑝 is calculated for each switching period, and 
in figure 3 it can be assumed that the solid curves are 
obtained by interpolating and calculating all these 
calculated points. Since in this case the current and 
voltage waveforms are symmetrical in each half-cycle, 
therefore the situation during the interval (𝜋 < 𝜔𝑡 < 2𝜋) 
repeats the same as during the interval (0 < 𝜔𝑡 < 𝜋). As 
a consequence the maximum value of 𝛥𝑖𝑝𝑝 is:  
 
𝛥𝑖𝑝𝑝,𝑚𝑎𝑥 =
𝑉𝑑𝑐𝑇𝑠
8𝐿
                                                      (8) 
 
 
 
 
Figure 3: Value of 𝛥𝑖𝑝𝑝 during the interval (0 < 𝜔𝑡 < 𝜋) 
with different values of modulation index 𝑀𝑎 for FBSP 
inverters.  
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However the position of maximum point changes with 
respect to the different modulation index.  
 
According to the harmonic standard [2], 15-20% of the 
rated current is allowable. From equation (8) the 
maximum current ripple can be computed. As can be seen 
in this equation, the current ripple depends on the 
switching frequency, inductance, and the DC link voltage 
[1]. The switching frequency and DC link voltage are 
constant, thus the minimum constraint of inductance can 
be calculated by equation (9).  
 
𝐿𝑚𝑖𝑛 =
1
8
∙
𝑉𝑑𝑐
𝛥𝑖𝑝𝑝,𝑚𝑎𝑥∙𝑓𝑠
                                                (9) 
3. ANALYSIS OF CURRENT RIPPLE FOR THREE 
PHASE INVERTER 
 
In this section the calculation of the current ripple for 
three phase inverter with SVM switching technique is 
carried out. Figure 4 shows a three phase grid connected 
inverter using SVM switching technique during sector (I), 
while producing the inverter output by combination of 
two vectors 𝑉1(100) and 𝑉2(110) [11-13]. The peak-to-
peak value of the L-filter current 𝛥𝑖𝑝𝑝 which results from 
the SVM can be computed with the same approach but 
the duty cycle functions are different, as are explained in 
the next paragraphs.  
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Figure 4: Three phase grid-connected inverter using SVM switching technique in sector I (0 < 𝜔𝑡 <
𝜋
3
); (a) circuit, 
pulses and phase ‘𝑎’ output voltage (𝑣𝑎𝑛) at first switching period of sector (I) when 𝑑2 = 0 then only V1 is applied, (b) 
vector diagram, pulses and phase ‘a’ output voltage of the inverter during the sector (I) when 𝑑2 & 𝑑1 ≠ 0 and the output 
is obtained by combination of 𝑉1 and 𝑉2, and (c) circuit, pulses and phase ‘a’ output voltage at the last switching period 
of sector (I) when 𝑑1 = 0 then only 𝑉2 is applied. 
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Figure 5: Typical phase gating signals of; (a) typical 
asymmetrical switching and (b) symmetrical switching 
 
By considering a balanced load, then the voltages of 
phases 𝑣𝑎, 𝑣𝑏 , 𝑣𝑐 with respect to the neutral point (𝑛) 
chosen such that 𝑣𝑎𝑛 +  𝑣𝑏𝑛 + 𝑣𝑐𝑛 = 0. The phase 
voltage 𝑣𝑎𝑛, as shown in figure 4, has three step values in 
sector (I); 
2 𝑉𝑑𝑐
3
, 
𝑉𝑑𝑐
3
, and 0 [13].  
 
There are different types of SVM switching that one of 
them is symmetrical, as an example two techniques are 
shown in figure 5. For the symmetrical case in each 
switching period, duty cycles 𝑑1 and 𝑑2 are divided into 
two equal halves (𝑑1 2⁄ , 𝑑2 2⁄ ) as shown in figure 5b. In 
the case of asymmetrical SVM switching, decomposition 
of the phase voltage switching waveform for SVM to 
obtain a series of pulses, as shown in figure 6, is a two-
step process. As a first step the waveform should be 
decomposed to obtain stepped pulses in one switching 
period as shown in figure 7a. Then as a second step this 
stepped pulse should be further decomposed to obtain 
pulses, similar to figure 2, as shown in figures 7b and 7c. 
In the case of symmetrical SVM switching, first half 
cycle of a switching period should be considered, then the 
stepped pulse waveform is decomposed to obtain pulses, 
as shown in figure 7d.  
 
As already mentioned, the inverter average output voltage 
𝑣𝑎𝑛𝑎𝑣  (for phase ‘𝑎’) during one switching period 𝑇𝑠 can 
be considered to be constant if the frequency of switching 
𝑓𝑠 be much higher comparing to the grid frequency 𝑓, as 
shown in figure 7. The average value of voltage in each 
switching period of sector (I) is:  
 
𝑣𝑎𝑛𝑎𝑣 = 𝑑1
2𝑉𝑑
3
+ 𝑑2
𝑉𝑑
3
=
𝑉𝑑
3
(2𝑑1 + 𝑑2)              (10) 
 
 
 
 
Figure 6: Typical Phase voltage in one phase by SVM 
switching (𝑣𝑖𝑎𝑛) 
 
where 𝑑1 and 𝑑2 are the duty cycle of vector 𝑉1 and 𝑉2 in 
sector (I), respectively. Furthermore 𝑑1 and 𝑑2 in sector 
(I) can be expressed as: 
 
𝑑1(𝜔𝑡) = 𝑀𝑎 𝑠𝑖𝑛(𝜋 3⁄ − 𝜔𝑡)                               (11) 
𝑑2(𝜔𝑡) = 𝑀𝑎 𝑠𝑖𝑛(𝜔𝑡)                                          (12) 
 
 
d1d0/2
V0 V7V1
Ts
t
van
2Vdc/3
Vdc/3
V2
d2 d0/2
Vav
 
(a) 
 
d1
V1
Ts
t
van
2Vdc/3
Vav
 
Ts
t
van
Vdc/3
V2
d2
Vav
 
(b) 
 
(c) 
 
d0/4 d0/4d1/2 d0/2 d1/2
V0 V7V1 V0V1
Ts
t
van
2Vdc/3
Vdc/3
V2 V2
d2/2 d2/2
 
d1/2d0/4
V0 V7V1
Ts/2
t
van
2Vdc/3
Vdc/3
V2
d2/2 d0/4
 
(d) 
 
Figure 7: Phase voltage decomposition in one switching 
period; (a), (b), (c) asymmetrical SVM switching, (d) 
symmetrical SVM switching 
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3.1 Current ripple due to vector 𝑉1 in each switching 
period 
 
The peak-to-peak value of the L-filter current (𝛥𝑖𝑝𝑝1) due 
to the vector 𝑉1, as shown in figure 7b, can be calculated 
in a period of 𝑑1𝑇𝑠  as:  
 
𝛥𝑖𝑝𝑝1 =
𝑑1𝑇𝑠
𝐿
(𝑣𝑎𝑛 − 𝑣𝑎𝑛𝑎𝑣) =
𝑑1𝑇𝑠
𝐿
(
2
3
𝑉𝑑 − 𝑣𝑎𝑛𝑎𝑣) =
𝑇𝑠𝑉𝑑
3𝐿
𝑑1(2 − 2𝑑1 − 𝑑2)                                          (13) 
 
Moreover, by substituting (11) and (12) in above 
equation during sector (I), 𝛥𝑖𝑝𝑝1 can be deduced as:   
 
𝛥𝑖𝑝𝑝1 =
𝑉𝑑
3𝐿𝑓𝑠
𝑀𝑎 sin(𝜋 3⁄ − ωt) (2 − 2𝑀𝑎 sin (
𝜋
3
−
ωt) − 𝑀𝑎 sin(ωt)),   (0 < 𝜔𝑡 <
𝜋
3
 )                   (14) 
 
Figure 8 shows the magnitude distribution of 𝛥𝑖𝑝𝑝1 of 
phase ‘𝑎’ during the interval (0 < 𝜔𝑡 < 𝜋/3), for 
different values of modulation index 𝑀𝑎. As one can see 
in figure 8 the ripple 𝛥𝑖𝑝𝑝1(𝜔𝑡) has its maximum value 
when 𝜔𝑡 = 0 and the modulation index is 𝑀𝑎,𝑟 𝑚𝑎𝑥 =
1 √3⁄ . It means, in phase ‘𝑎’ the maximum current ripple 
occurs when the vector 𝑉𝑖 is collinear with 𝑉1 in figure 
4b. In this moment the duty cycle related to the vector  𝑉2 
is zero (𝑑2 = 0), and the resultant phase voltage is in 
accordance with figure 4a. The 𝑀𝑎,𝑟 𝑚𝑎𝑥 = 1 √3⁄   is 
obtained by 𝑑(𝛥𝑖𝑝𝑝1) 𝑑𝑀𝑎⁄ = 0 and at 𝜔𝑡 = 0 as: 
 
𝑀𝑎,𝑟 𝑚𝑎𝑥 =
1
2 𝑠𝑖𝑛(
𝜋
3
−𝜔𝑡)+𝑠𝑖𝑛(𝜔𝑡)
|
𝜔𝑡=0
=
1
√3
             (15) 
 
Therefore the maximum value of 𝛥𝑖𝑝𝑝1 is given by: 
 
𝛥𝑖𝑝𝑝1,𝑚𝑎𝑥 =
𝑉𝑑𝑐
6𝐿𝑓𝑠
                                                    (16) 
 
 
3.2 Current ripple due to vector 𝑉2 in each switching 
period 
 
The peak-to-peak value of the filter inductor current 
(𝛥𝑖𝑝𝑝2) due to the vector 𝑉2, as shown in figure 7c, can 
be calculated in a period of 𝑑2𝑇𝑠 just like that for 𝑉1 and 
is given by equation (17). 
 
𝛥𝑖𝑝𝑝2 =
𝑑2𝑇𝑠
𝐿
(
𝑉𝑑
3
− 𝑣𝑎𝑛𝑎𝑣) =
𝑇𝑠𝑉𝑑
3𝐿
𝑑2(1 − 2𝑑1 − 𝑑2)  (17) 
 
 
By substituting (11) and (12) in (17), 𝛥𝑖𝑝𝑝2 during sector 
(I) can be written as: 
 
𝛥𝑖𝑝𝑝2 =
𝑉𝑑
3𝐿𝑓𝑠
𝑀𝑎 sin(ωt) (1 − 2𝑀𝑎 sin (
𝜋
3
− ωt) −
𝑀𝑎 sin(ωt)) ,    ( 0 < 𝜔𝑡 <
𝜋
3
 )                            (18) 
 
 
 
Figure 8: Magnitude distribution of 𝛥𝑖𝑝𝑝1 in sector I (0 <
𝜔𝑡 <
𝜋
3
).  
 
Figure 9 shows the magnitude distribution of 𝛥𝑖𝑝𝑝2 of 
phase ‘𝑎’ during the period (0 < 𝜔𝑡 < 𝜋/3), for 
different values of modulation index 𝑀𝑎. Finally the 
peak-to-peak value of 𝛥𝑖𝑝𝑝 due to both vectors 𝑉1 and 𝑉2, 
as shown in figure 10, can be calculated as equation (19).  
 
𝛥𝑖𝑝𝑝 = 𝛥𝑖𝑝𝑝1 + 𝛥𝑖𝑝𝑝2                                           (19) 
 
One can see the result for the maximum value of total 
ripple 𝛥𝑖𝑝𝑝,𝑚𝑎𝑥 is the same as maximum ripple due to 𝑉1 
that is:  
 
𝛥𝑖𝑝𝑝,𝑚𝑎𝑥 = 𝛥𝑖𝑝𝑝1,𝑚𝑎𝑥 =
𝑉𝑑𝑐
6𝐿𝑓𝑠
                                 (20) 
 
Equation (20) is true for asymmetrical SVM switching. 
For symmetrical SVM switching the duty cycles d1 and 
d2 are split in half and hence:  
 
𝛥𝑖𝑝𝑝,𝑚𝑎𝑥 = 𝛥𝑖𝑝𝑝1,𝑚𝑎𝑥 =
𝑉𝑑𝑐
12 𝐿𝑓𝑠
                              (21) 
 
 
Basically to design the L-filter the worst case must be 
considered; it means the maximum ripple should be 
considered. The elements in this analysis assumed to be 
ideal. It would be useful to perform a similar analysis by 
considering real elements. In addition the analysis of 
unbalancing based on symmetrical components (positive-
, negative-, and zero-sequence components) would be 
very interesting. 
 
 
 
Figure 9: Magnitude distribution of 𝛥𝑖𝑝𝑝2 in sector I (0 <
𝜔𝑡 <
π
3
).  
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Figure 10: Magnitude distribution of 𝛥𝑖𝑝𝑝 in sector I 
(0 < 𝜔𝑡 <
𝜋
3
). 
 
4. CONCLUSION  
 
Switching current ripple for single phase and three phase 
inverter with PWM and SVM switching 
techniques respectively have been analysed. Variation of 
the maximum switching current ripples during different 
switching periods over the fundamental period of the grid 
voltage is considered. Peak of these variations give 
overall maximum switching current ripple which is very 
important and essential to be used for the accurate 
estimation of the ripple and hence to calculate the value 
of L-filter required meeting the current ripple 
specification. For many years the best way to find an 
optimum value for filter inductance in order to have the 
best result was the trial and error method. The calculation 
in this paper is very useful to get accurate value for 
inductance to design L-filter configuration, and also to 
get necessary intermediate value for inductance to design 
LCL-filter configuration.  
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